



EE 560  
MOS TRANSISTOR THEORY  
PART 2


# nMOS TRANSISTOR IN LINEAR REGION





# nMOS TRANSISTOR AT EDGE OF SATURATION REGION




## nMOS TRANSISTOR IN SATURATION REGION



# MOSFET CURRENT - VOLTAGE CHARACTERISTICS



# MOSFET CURRENT - VOLTAGE CHARACTERISTICS



## Boundary conditions:

$$V_{CS}(y = 0) = V_S = 0$$

$$V_{CS}(y = L) = V_{DS}$$

## Assumptions:

$$V_{T0}(y) = V_{T0}$$

$$V_{GS} > V_{T0}$$

$$V_{GD} = V_{GS} - V_{DS} > V_{T0}$$

## Mobile charge in channel:

$$Q_I(y) = -C_{ox} [V_{GS} - V_{CS}(y) - V_{T0}]$$

$\mu_n$  = electron mobility  
 =  $\text{cm}^2/\text{Vsec}$   
 [ $\mu \rightarrow U0$  in SPICE]

$$\begin{aligned} \mu_n Q_I(y) &= \left( \frac{\text{cm}^2}{\text{V} \cdot \text{s}} \right) \left( \frac{\text{C}}{\text{cm}^2} \right) \\ &= \frac{\text{C/s}}{\text{V}} = \frac{I}{V} \end{aligned}$$

$$dR = -\frac{dy}{W} \frac{1}{\mu_n Q_I(y)}$$

**Boundary conditions:**

$$V_{CS}(y = 0) = V_S = 0$$

$$V_{CS}(y = L) = V_{DS}$$

$$Q_I(y) = -C_{ox} [V_{GS} - V_{CS}(y) - V_{T0}]$$

$$dR = -\frac{dy}{W} \frac{1}{\mu_n Q_I(y)}$$

$$dV_{CS} = I_D dR = -\frac{I_D}{W \mu_n Q_I(y)} dy$$

**Integrating along the channel  $0 \leq y \leq L$  and  $0 \leq V_{CS} < V_{DS}$ :**

$$\int_0^L I_D dy = -W \mu_n \int_0^{V_{DS}} Q_I(y) dV_{CS}$$

**i.e.**

$$\int_0^L I_D dy = W \mu_n C_{ox} \int_0^{V_{DS}} [V_{GS} - V_{CS} - V_{T0}] dV_{CS}$$

$$\begin{aligned} I_D \Big|_{y=0}^{y=L} &= W \mu_n C_{ox} \left[ (V_{GS} - V_{T0}) V_{CS} - V_{CS}^2 / 2 \right] \Big|_{V_{CS}=0}^{V_{CS}=V_{DS}} \\ &= W \mu_n C_{ox} [(V_{GS} - V_{T0}) V_{DS} - V_{DS}^2 / 2] \end{aligned}$$

$$I_D = \frac{\mu_n C_{ox}}{2} \frac{W}{L} [2(V_{GS} - V_{T0}) V_{DS} - V_{DS}^2]$$

$$I_D = \frac{\mu_n C_{ox}}{2} \frac{W}{L} [2(V_{GS} - V_{T0}) V_{DS} - V_{DS}^2]$$

$$= \frac{k'}{2} \frac{W}{L} [2(V_{GS} - V_{T0}) V_{DS} - V_{DS}^2]$$

$$k' = \mu_n C_{ox}$$

[k' -> KP in SPICE]

$$= \frac{k}{2} [2(V_{GS} - V_{T0}) V_{DS} - V_{DS}^2]$$

$$k = k' \frac{W}{L}$$

## EXAMPLE 3.4


For an n-MOS transistor with  $\mu_n = 600 \text{ cm}^2/\text{Vsec}$ ,  $C_{\text{ox}} = 7 \times 10^{-8} \text{ F/cm}^2$ ,  $W = 20 \mu\text{m}$ ,  $L = 2 \mu\text{m}$ ,  $V_{T0} = 1.0 \text{ V}$ , plot the relationship between  $I_D$  and  $V_{DS}$ ,  $V_{GS}$ .

$$I_D = \frac{k}{2} [2(V_{GS} - V_{T0})V_{DS} - V_{DS}^2] \quad \text{where} \quad k = \mu_n C_{\text{ox}} \frac{W}{L}$$

$$k = \mu_n C_{\text{ox}} \frac{W}{L} = (600 \text{ cm}^2/\text{Vsec})(7 \times 10^{-8} \text{ F/cm}^2) \frac{20 \mu\text{m}}{2 \mu\text{m}} = 0.42 \text{ mA/V}^2$$

$F = C/V$

$$I_D = 0.21 \text{ mA/V}^2 [2(V_{GS} - 1.0) V_{DS} - V_{DS}^2]$$





# MOSFET CURRENT - VOLTAGE CHARACTERISTICS

$$V_{DS} = V_{GS} - V_{T0} = V_{DSAT} \quad \text{SATURATION REGION}$$

$$I_D = \frac{\mu_n C_{ox}}{2} \frac{W}{L} [2(V_{GS} - V_{T0})V_{DS} - V_{DS}^2] \quad @V_{DS} = V_{DSAT} = V_{GS} - V_{T0}$$

$$= \frac{\mu_n C_{ox}}{2} \frac{W}{L} [2(V_{GS} - V_{T0})(V_{GS} - V_{T0}) - (V_{GS} - V_{T0})^2]$$

$$I_D(\text{sat}) = \frac{\mu_n C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{T0})^2$$




## CHANNEL LENGTH MODULATION

**Boundary conditions:**

$$V_{CS}(y = 0) = V_S = 0 \quad \longrightarrow \quad Q_I(y = 0) = -C_{ox} [V_{GS} - V_{T0}]$$


$$V_{CS}(y = L) = V_{DS} \quad \longrightarrow \quad Q_I(y = L) = -C_{ox} [V_{GS} - V_{DS} - V_{T0}]$$

$$= 0 \quad @ \quad V_{DS} = V_{DSAT}$$



$$L' = L - L \quad \text{effective channel length}$$

$$V_{CS}(y = L') = V_{DSAT}$$



$$I_D(\text{sat}) = \frac{\mu_n C_{ox}}{2} \frac{W}{L'} (V_{GS} - V_{T0})^2 = \frac{\mu_n C_{ox}}{2} \frac{W}{L(1 - \frac{L}{L'})} (V_{GS} - V_{T0})^2$$

where  $L = \sqrt{V_{DS} - V_{DSAT}}$

empirical relation:  $\frac{1}{1 - \frac{L}{L'}} = 1 + \lambda V_{DS}$  [  $\rightarrow$  LAMBDA in SPICE ]


= channel length modulation coefficient ( $V^{-1}$ )

# MOSFET CURRENT - VOLTAGE CHARACTERISTICS

$$I_D(\text{sat}) = \frac{\mu_n C_{\text{ox}}}{2} \frac{W}{L'} (V_{\text{GS}} - V_{\text{T0}})^2 = \frac{\mu_n C_{\text{ox}}}{2} \frac{W}{L(1 - \frac{L}{L'})} (V_{\text{GS}} - V_{\text{T0}})^2$$

$$\frac{1}{1 - \frac{L}{L'}} = 1 + \frac{V_{\text{DS}}}{V_{\text{GS}} - V_{\text{T0}}}$$

$$I_D(\text{sat}) = \frac{\mu_n C_{\text{ox}}}{2} \frac{W}{L} (V_{\text{GS}} - V_{\text{T0}})^2 (1 + \frac{V_{\text{DS}}}{V_{\text{GS}} - V_{\text{T0}}})$$





## SUBSTRATE BIAS EFFECT

$$V_T = V_{T0} + \gamma \left( \sqrt{|2\phi_F - V_{SB}|} - \sqrt{|2\phi_F|} \right)$$

$$I_D(\text{lin}) = \frac{\mu_n C_{\text{ox}}}{2} \frac{W}{L} \left[ 2(V_{GS} - V_T(V_{SB}))V_{DS} - V_{DS}^2 \right]$$

$$I_D(\text{sat}) = \frac{\mu_n C_{\text{ox}}}{2} \frac{W}{L} (V_{GS} - V_T(V_{SB}))^2 (1 + \lambda V_{DS})$$

$$I_D = f(V_{GS}, V_{DS}, V_{SB})$$



**n-MOS**  $I_D = 0$  for  $V_{GS} < V_T$

$$I_{D(\text{lin})} = \frac{\mu_n C_{\text{ox}}}{2} \frac{W}{L} \left[ 2(V_{GS} - V_T(V_{SB}))V_{DS} - V_{DS}^2 \right] \quad V_{GS} > V_T, V_{DS} < V_{GS} - V_T$$

$$I_{D(\text{sat})} = \frac{\mu_n C_{\text{ox}}}{2} \frac{W}{L} (V_{GS} - V_T(V_{SB}))^2 (1 + \lambda V_{DS}) \quad V_{GS} > V_T, V_{DS} \geq V_{GS} - V_T$$

**p-MOS**  $I_D = 0$  for  $V_{GS} < V_T$


$$I_{D(\text{lin})} = \frac{\mu_p C_{\text{ox}}}{2} \frac{W}{L} \left[ 2(V_{GS} - V_T(V_{SB}))V_{DS} - V_{DS}^2 \right] \quad V_{GS} < V_T, V_{DS} > V_{GS} - V_T$$

$$I_{D(\text{sat})} = \frac{\mu_p C_{\text{ox}}}{2} \frac{W}{L} (V_{GS} - V_T(V_{SB}))^2 (1 + \lambda V_{DS}) \quad V_{GS} < V_T, V_{DS} \leq V_{GS} - V_T$$

## MEASUREMENT OF PARAMETERS ( $V_{T0}$ , $\gamma$ , $k_n$ , $k_p$ )

$$k_n = \mu_n C_{ox} \frac{W}{L}$$

$$k_p = \mu_p C_{ox} \frac{W}{L}$$




$$I_D(\text{sat}) = \frac{k_n}{2} (V_{GS} - V_{T0})^2$$

$$\sqrt{I_D(\text{sat})} = \sqrt{\frac{k_n}{2}} (V_{GS} - V_{T0})$$



### Gamma

$$V_T = V_{T0} + \gamma \left( \sqrt{|2\phi_F - V_{SB}|} - \sqrt{|2\phi_F|} \right)$$

$$\gamma = \frac{V_T(V_{SB}) - V_{T0}}{\sqrt{|2\phi_F - V_{SB}|} - \sqrt{|2\phi_F|}}$$



## Lambda




$$I_D(\text{sat}) = k_n (V_{GS} - V_{T0})^2 (1 + \lambda V_{DS})$$

$$V_{GS} = V_{T0} + 1$$

$$\frac{I_{D2}}{I_{D1}} = \frac{1 + \lambda V_{DS2}}{1 + \lambda V_{DS1}}$$

# EFFECTIVE CHANNEL LENGTH AND WIDTH



SPICE Parameters

$$L_{eff} = L_M - 2LD - DL$$

LD -> under diffusion

DL -> error in photolith and etch

$$W_{eff} = W_M - DW$$

SPICE Parameters

DW -> error in photolith and etch

# MOSFET - SCALING

**SCALING** -> refers to ordered reduction in dimensions of the MOSFET and other VLSI features

- Reduce Size of VLSI chips.
- Change operational characteristics of MOSFETs and parasitics.
- Physical limits restrict degree of scaling that can be achieved.

**SCALING FACTOR** =  $S > 1 \rightarrow S$

**First-order "constant field" MOS scaling theory:**

The electric field  $E$  is kept constant, and the scaled device is obtained by applying a dimensionless scale-factor  $S$  to (such that  $E$  is unchanged):

- All dimensions, including those vertical to the surface ( $1/S$ )
- device voltages ( $1/S$ )
- the concentration densities ( $1/S^2$ ).

$$(1/S)/(1/S) = 1$$

$$(1/S)^2 = 1/S^2$$

$$E_{ox} = V_{GS} / t_{ox}$$

$\Leftrightarrow$

$$dE = -\frac{q}{\epsilon} N_A dx$$

# MOSFET - SCALING

## Alternative Scaling Rules:

**Constant Voltage Scaling**, i.e.  $V_{DD}$  is kept constant, while the process is scaled.

- All dimensions, including those vertical to the surface ( $1/\lambda$ )
- device voltages ( $1$ )
- the concentration densities ( $1/\lambda^2$ ).

$$1/(1/\lambda) = \lambda$$

$$1/(1/\lambda^2) = \lambda^2$$

$$E_{ox} = V_{GS} / t_{ox}$$

 $\Leftrightarrow$ 

$$dE = -\frac{q}{\epsilon} N_A dx$$


**Lateral Scaling:** only the gate length is scaled  $L = 1/\lambda$  (gate-shrink).

Year	1980	1983	1985	1987	1989	1991	1993	1995
Feature Size( $\mu\text{m}$ )	5.0	3.5	2.5	1.75	1.25	1.0	0.8	0.6


Historical reduction in min feature size for typical CMOS Process

PARAMETER	SCALING MODEL		
	Constant Field	Constant Voltage	Lateral
Length (L)	1/	1/	1/
Width (W)	1/	1/	1
Supply Voltage (V)	1/	1	1
Gate Oxide thickness ( $t_{ox}$ )	1/	1/	1
Junction depth ( $X_j$ )	1/	1/	1
Substrate Doping ( $N_A$ )		<sup>2</sup>	1
<hr/>			
Current (I) - $(W/L) (1/t_{ox}) V^2$	1/		
Power Dissipation (P) - IV	1/ <sup>2</sup>		
Electric Field Across Gate Oxide - $V/t_{ox}$	1		1
Load Capacitance (C) - $WL (1/t_{ox})$	1/	1/	1/
Gate Delay (T) - $VC/I$	1/	1/ <sup>2</sup>	1/ <sup>2</sup>

# MOSFET CAPACITANCES



# MOSFET CAPACITANCES



$C_{gd}$ ,  $C_{gs}$ ,  $C_{gb}$  -> Oxide Capacitances

$C_{db}$ ,  $C_{sb}$  -> Junction Capacitances

## OXIDE Capacitances

$$C_{\text{ox}} = \frac{\epsilon_{\text{ox}}}{t_{\text{ox}}}$$

### a. Overlap Caps


$$C_{\text{GS}}(\text{overlap}) = C_{\text{ox}} W L_D$$

$$C_{\text{GD}}(\text{overlap}) = C_{\text{ox}} W L_D$$

ALL MOSFET  
OPERATION  
REGIONS

### b. Gate - Channel

## MOSFET - Cut-off Region




$$C_{\text{gb}} = C_{\text{ox}} W L$$

$$C_{\text{gs}} = C_{\text{gd}} = 0$$

## b. Gate - Channel


### MOSFET - Linear Region



$$C_{gb} = 0$$

$$C_{gs} = (1/2) C_{ox} W L$$

$$C_{gd} = (1/2) C_{ox} W L$$




$$C_{gb} = 0$$



$$C_{gs} = (2/3) C_{ox} W L$$

$$C_{gd} = 0$$


Capacitance	Cut-off	Linear	Saturation
$C_{gb}(\text{total})$	$C_{ox}WL$	0	0
$C_{gd}(\text{total})$	0 + $C_{ox}WL_D$	$0.5C_{ox}WL +$ $C_{ox}WL_D$	0 + $C_{ox}WL_D$
$C_{gs}(\text{total})$	0 + $C_{ox}WL_D$	$0.5C_{ox}WL +$ $C_{ox}WL_D$	$(2/3)C_{ox}WL$ + $C_{ox}WL_D$



# JUNCTION Capacitances $\rightarrow C_{db}, C_{sb}$




# JUNCTION Capacitances -> $C_{db}$ , $C_{sb}$



Junction	Area	Type
①	$W x_j$	$n^+/p$
②	$Y x_j$	$n^+/p^+$
③	$W x_j$	$n^+/p^+$
④	$Y x_j$	$n^+/p^+$
⑤	$WY$	$n^+/p$

$p$  - Substrate ->  $N_A$   
 $p^+$  - Channel-stop ->  $10N_A$



$$x_d = \sqrt{\frac{2 \epsilon_{si}}{q} \left( \frac{1}{N_A} + \frac{1}{N_D} \right) (V_0 - V)}$$

$V = \text{Ext bias} \rightarrow V_{DB}, V_{SB}$   
 $V_0 = \frac{kT}{q} \ln \frac{N_A N_D}{n_i^2}$  **built-in junction potential**  
 $[V_0 \rightarrow \text{PB in SPICE}]$

## Depletion-region charge

$$Q_j = Aq \frac{N_A N_D}{N_A + N_D} x_d = A \sqrt{2 \epsilon_{si} q \frac{N_A N_D}{N_A + N_D} (V_0 - V)}$$

$A = \text{junction area}$

$$C_j = \left| \frac{dQ_j}{dV} \right| = A \sqrt{\frac{\epsilon_{si} q}{2} \frac{N_A N_D}{N_A + N_D}} \frac{1}{\sqrt{V_0 - V}} = \frac{AC_{j0}}{1 - \frac{V}{V_0}}^{1/2}$$

$[AS, AD \rightarrow \text{Source, Drain Areas in SPICE}]$

$$C_j = \left| \frac{dQ_j}{dV} \right| = A \sqrt{\frac{\epsilon_{si} q}{2} \frac{N_A N_D}{N_A + N_D} \frac{1}{\sqrt{V_0 - V}}} = \frac{AC_{j0}}{1 - \frac{V}{V_0}} \quad (F) \quad (1/2)$$

$$C_{j0} = \sqrt{\frac{\epsilon_{si} q}{2} \frac{N_A N_D}{N_A + N_D} \frac{1}{V_0}} \quad (F/cm^2)$$

$$C_j = C_{j0} \quad \text{when } V = 0$$

**m = grading coefficient**  
**m = 1/2 for abrupt junction**

[m = MJ in SPICE]

[C<sub>j0</sub> -> CJ in SPICE]

[V<sub>0</sub> -> PB in SPICE]

## EQUIVALENT LARGE SIGNAL CAPACTIANCE

$$C_{eq} = \frac{\Delta Q_j}{\Delta V} = \frac{Q_j(V_2) - Q_j(V_1)}{V_2 - V_1} = \frac{1}{V_2 - V_1} \int_{V_1}^{V_2} C_j(V) dV$$

$$= \frac{AC_{j0} V_0 (-1)}{(V_2 - V_1)(1 - m)} \left[ 1 - \frac{V_2}{V_0} \right]^{1-m} - \left[ 1 - \frac{V_1}{V_0} \right]^{1-m} \quad m = 1/2$$

$$C_{eq} = AC_{j0} K_{eq}$$

**0 < K<sub>eq</sub> < 1 --> Voltage Equiv Factor**

## n<sup>+</sup>, p<sup>+</sup> junctions (Sidewalls)

$$C_{j0sw} = \sqrt{\frac{\epsilon_{si} q}{2} \frac{N_A(sw) N_D}{N_A(sw) + N_D} \frac{1}{0sw}} \quad (\text{F/cm}^2)$$

Since all sidewalls have depth =  $x_j$ : [ $x_j \rightarrow XJ$  in SPICE]

$$C_{jsw} = C_{j0sw} x_j \quad (\text{F/cm}) \quad [C_{jsw} \rightarrow CJSW \text{ in SPICE}]$$

## EQUIVALENT LARGE SIGNAL CAPACTIANCE

$$C_{eq}(sw) = P C_{jsw} K_{eq}(sw) \quad P = \text{sidewall perimeter}$$

[PS, PD  $\rightarrow$  Source, Drain Perimeters in SPICE]

$$K_{eq}(sw) = \frac{2}{(V_2 - V_1)} \frac{0sw}{0sw} \left( 1 - \frac{V_2}{0sw} \right)^{1/2} - \left( 1 - \frac{V_1}{0sw} \right)^{1/2} \quad m(sw) = 1/2$$

[ $m(sw) \rightarrow MJSW$  in SPICE]

## EXAMPLE 3-8

Determine the **total junction capacitance at the drain**, i.e.  $C_{db}$ , for the n-channel enhancement MOSFET in Fig. 1. The process parameters are

Substrate doping

$$N_A = 2 \times 10^{15} \text{ cm}^{-3}$$

Source/drain (n+) doping

$$N_D = 10^{20} \text{ cm}^{-3}$$

Sidewall (p+) doping

$$N_A(\text{sw}) = 4 \times 10^{16} \text{ cm}^{-3}$$

Gate oxide thickness

$$t_{\text{ox}} = 45 \text{ nm}$$

Junction depth

$$x_j = 1.0 \text{ } \mu\text{m}$$




Figure 1

Source, Drain are surrounded by p<sup>+</sup> channel-stop. The substrate is biased at 0V. Assume the drain voltage range is 0.5 V to 5.0 V.

$$C_{db} = C_{eq} + C_{eq}(sw)$$

$$= A_D C_{j0} K_{eq} + P_D C_{j0sw} x_j K_{eq}(sw)$$

where

$$A_D C_{j0} K_{eq}$$


$$C_{j0} = \sqrt{\frac{s_i q}{2} \frac{N_A N_D}{N_A + N_D} \frac{1}{0}}$$

$$K_{eq} = -\frac{2\phi_0}{(V_{BD2} - V_{BD1})} \left[ \left(1 - \frac{V_{BD2}}{\phi_0}\right)^{1/2} - \left(1 - \frac{V_{BD1}}{\phi_0}\right)^{1/2} \right]$$

$$P_D C_{j0sw} x_j K_{eq}(sw)$$

$$C_{j0sw} = \sqrt{\frac{s_i q}{2} \frac{N_A(sw) N_D}{N_A(sw) + N_D} \frac{1}{0sw}}$$

$$K_{eq}(sw) = -\frac{2\phi_{0sw}}{(V_{BD2} - V_{BD1})} \left[ \left(1 - \frac{V_{BD2}}{\phi_{0sw}}\right)^{1/2} - \left(1 - \frac{V_{BD1}}{\phi_{0sw}}\right)^{1/2} \right]$$



$$\begin{aligned}
 N_A &= 2 \times 10^{15} \text{ cm}^{-3} \\
 N_D &= 10^{20} \text{ cm}^{-3} \\
 N_A(\text{sw}) &= 4 \times 10^{16} \text{ cm}^{-3} \\
 t_{\text{ox}} &= 45 \text{ nm} \\
 x_j &= 1.0 \text{ μm}
 \end{aligned}$$

Figure 1

$$\phi_0' = \frac{kT}{q} \ln \frac{N_A N_D}{n_i^2} = 0.026 \text{ V} \ln \frac{(2 \times 10^{15}) 10^{20}}{2.1 \times 10^{20}} = 0.896 \text{ V}$$

$$\phi_{0\text{sw}} = \frac{kT}{q} \ln \frac{N_A(\text{sw}) N_D}{n_i^2} = 0.026 \text{ V} \ln \frac{(4 \times 10^{16}) 10^{20}}{2.1 \times 10^{20}} = 0.975 \text{ V}$$

$C_{j0}$ ,  $C_{j0\text{sw}}$

$$\begin{aligned}
 C_{j0} &= \sqrt{\frac{\epsilon_{\text{Si}} q}{2} \frac{N_A N_D}{N_A + N_D} \frac{1}{\phi_0}} \\
 &= \sqrt{\frac{(1.04 \times 10^{-12} \text{ F/cm})(1.6 \times 10^{-19} \text{ C})}{2} \frac{(2 \times 10^{15}) 10^{20}}{2 \times 10^{15} + 10^{20}} \frac{1}{0.896 \text{ V}}} \\
 &= 1.35 \times 10^{-8} \text{ F/cm}^2
 \end{aligned}$$

$$\begin{aligned}
C_{j0sw} &= \sqrt{\frac{\epsilon_{si} q}{2} \frac{N_A (sw) N_D}{N_A (sw) + N_D} \frac{1}{\phi_{0sw}}} \\
&= \sqrt{\frac{(1.04 \times 10^{-12} \text{ F/cm})(1.6 \times 10^{-19} \text{ C})}{2} \frac{(4 \times 10^{16}) 10^{20}}{4 \times 10^{16} + 10^{20}} \frac{1}{0.975 \text{ V}}} \\
&= 5.83 \times 10^8 \text{ F/cm}^2
\end{aligned}$$


$$C_{jsw} = C_{j0sw} x_j = (5.83 \times 10^8 \text{ F/cm}^2)(10^{-4} \text{ cm}) = 5.83 \text{ pF/cm}$$

$$\begin{aligned}
K_{eq}, K_{eq}(sw) \quad V_{BD1} &= V_B - V_{D1} = 0 - 0.5 \text{ V} = -0.5 \text{ V} \\
V_{BD2} &= V_B - V_{D2} = 0 - 5 \text{ V} = -5 \text{ V}
\end{aligned}$$

$$\begin{aligned}
K_{eq} &= -\frac{2\phi_0}{(V_{BD2} - V_{BD1})} \left[ \left( 1 - \frac{V_{BD2}}{\phi_0} \right)^{1/2} - \left( 1 - \frac{V_{BD1}}{\phi_0} \right)^{1/2} \right] \\
&= -\frac{2(0.896 \text{ V})}{(-5 \text{ V} - (-0.5 \text{ V}))} \left[ \left( 1 - \frac{-5 \text{ V}}{0.896 \text{ V}} \right)^{1/2} - \left( 1 - \frac{-0.5 \text{ V}}{0.896 \text{ V}} \right)^{1/2} \right] = 0.52
\end{aligned}$$

$$K_{eq}(sw) = -\frac{2(0.975V)}{(-5V - (-0.5V))} \left[ \left(1 - \frac{-5}{0.975V}\right)^{1/2} - \left(1 - \frac{-0.5}{0.975V}\right)^{1/2} \right] = 0.53 \approx K_{eq}$$

Area, Perimeter



$A_D$ :  $n^+/p$  junctions:

$$A_D = (5 \times 1) \mu m^2 + (10 \times 5) \mu m^2 = 55 \mu m^2$$

$P_D$ :  $n^+/p^{++}$  junctions:


$$P_D = 2Y + W = 20 \mu m + 5 \mu m = 25 \mu m$$

$$C_{db} = A_D C_{j0} K_{eq} + P_D C_{j0sw} K_{eq}(sw) = 11.6 \text{ fF}$$

# Mobility Degradation due to Longitudinal Electric Field:


## VELOCITY SATURATION

(very small channel lengths + high supply voltages)



Note  $\mu_s < \mu_0$

$$\mu_0 = v_{\text{sat}} / E_{\text{crit}}$$



[SPICE Parameters:  $U0 \rightarrow \mu_0$ ,  $UCRIT \rightarrow E_{\text{crit}}$ ,  $VMAX \rightarrow v_{\text{sat}}$ ]


$$\begin{aligned} I_D(\text{sat}) &= W v_{\text{DSAT}} |Q_I| \\ &= W v_{\text{DSAT}} C_{\text{ox}} V_{\text{DSAT}} \\ &= W v_{\text{DSAT}} C_{\text{ox}} (V_{\text{GS}} - V_{\text{T}}) \end{aligned}$$

Note:  $I_D(\text{sat}) = \text{linear } f(V_{\text{GS}} - V_{\text{T}})$ , independent of  $L$


# Mobility Degradation due to Transverse Electric Field:

(due to gate voltage across very thin oxide-depletion layer)

$$\mu_n(\text{eff}) = \frac{\mu_{n0}}{1 + \frac{E_x}{V_{GS} - V_T}}$$




Short Channel Effect -  $V_{T0}$  (short channel) =  $V_{T0} - V_{T0}$



$$V_{T0} = \frac{1}{C_{ox}} \sqrt{2q N_A |2F|} \frac{X_j}{2L} \left( \sqrt{1 + \frac{2X_{ds}}{X_j}} - 1 + \sqrt{1 + \frac{2X_{dd}}{X_j}} - 1 \right)$$

Narrow Channel Effect -  $V_{T0}(\text{narrow channel}) = V_{T0} + V_{T0}$



$$V_{T0} = \frac{1}{C_{ox}} \sqrt{2 q_{si} N_A |2 F|} \frac{X_{dm}}{W}$$

# SPICE MODELING OF MOS CAPACITANCES

```

M1 4 3 5 0 NFET W=4U L=1U AS=15P AD=15P PS=11.5U PD=11.5U
.
.
.MODEL NFET NMOS
+ TOX=200E-8
+ CGBO=200P CGSO=300P CGDO=300P
+ CJ=200U CJSW=400P MJ=0.5 MJSW=0.3 PB=0.7 V
M1 4 3 5 0 NFET W=4U L=1U AS=15P AD=15P PS=11.5U PD=11.5U
    D G S B

```

Diagram illustrating the SPICE model for a MOSFET and its parameters. The model is defined as `.MODEL NFET NMOS`. The device is instantiated as `M1 4 3 5 0 NFET W=4U L=1U AS=15P AD=15P PS=11.5U PD=11.5U`. The parameters are:

- `W=4U`: Width, units of micrometers (m)
- `L=1U`: Length, units of micrometers (m)
- `AS=15P`: Area of source, units of micrometers squared (m<sup>2</sup>)
- `AD=15P`: Area of drain, units of micrometers squared (m<sup>2</sup>)
- `PS=11.5U`: Perimeter of source, units of micrometers (m)
- `PD=11.5U`: Perimeter of drain, units of micrometers (m)
- `TOX=200E-8`: Oxide thickness, units of centimeters (cm)
- `CGBO=200P`: Gate oxide capacitance per unit area, units of Farads per meter (F/m)
- `CGSO=300P`: Source gate oxide capacitance per unit area, units of Farads per meter (F/m)
- `CGDO=300P`: Drain gate oxide capacitance per unit area, units of Farads per meter (F/m)
- `CJ=200U`: Junction capacitance per unit area, units of Farads per meter squared (F/m<sup>2</sup>)
- `CJSW=400P`: Junction capacitance per unit length, units of Farads per meter (F/m)
- `MJ=0.5`: Junction grading coefficient
- `MJSW=0.3`: Junction grading coefficient for sidewall
- `PB=0.7`: Barrier potential, units of Volts (V)

A yellow box indicates the unit conversions:  $U = 10^{-6}$  and  $P = 10^{-12}$ .

The second instance of the model shows the node connections: `M1 4 3 5 0 NFET W=4U L=1U AS=15P AD=15P PS=11.5U PD=11.5U`, where the nodes are labeled `D`, `G`, `S`, and `B` respectively.

$$C_{gb} = W \times L \times C_{ox} = 4 \times 1 \times 17 \times 10^{-4} \text{ pF} = 0.0068 \text{ pF}$$

.MODEL NFET NMOS

+ TOX=200E-8

+ CGBO=200P CGSO=300P CGDO=300P

+ CJ=200U CJSW=400P MJ=0.5 MJSW=0.3 PB=0.7

$$C_j = \text{Area} \times \text{CJ} \times \left(1 - \frac{V_j}{\text{PB}}\right)^{-\text{MJ}} + \text{Periphery} \times \text{CJSW} \times \left(1 - \frac{V_j}{\text{PB}}\right)^{-\text{MJSW}}$$

CJ = zero-bias junction capacitance per junction area

$$(200 \times 10^{-6} \text{ F/m}^2 = 2 \times 10^{-4} \text{ pF}/\mu\text{m}^2)$$

CJSW = zero-bias junction capacitance per junction periphery

$$(400 \times 10^{-12} \text{ F/m} = 4 \times 10^{-10} \text{ pF}/\mu\text{m})$$

MJ = grading coefficient of junction bottom (0.5)

MJSW = grading coefficient of junction side-wall (0.3)

VJ = the junction potential ( $V_{sb}$ ,  $V_{db}$  for n-channel,  $V_{bs}$ ,  $V_{bd}$  for p-channel)

PB = the built-in voltage (+0.7 V)

Area = AS or AD, the area of source or drain ( $15 \times 10^{-12} \text{ m}^2 = 15 \mu\text{m}^2$ )

Periphery = PS or PD, the periphery of source or drain

$$(11.5 \times 10^{-6} \text{ m} = 11.5 \mu\text{m})$$