

High-speed Sigma-Delta Analog-to-Digital Conversion for Indoor Wireless Systems

**David A. Sobel
Prof. Robert W. Brodersen**

**Berkeley Wireless Research Center
Dept. of EECS
UC-Berkeley**




Introduction

- **System Specifications for ADC**
 - 25 Ms/s Nyquist rate. ($T_{\text{chip}} = 40\text{ns}$)
 - Approx. 6-8+ bits dynamic range.
 - see C. Teuscher, “Low Power Receiver Design for Portable RF Applications...,” Ph.D. thesis, UCB '98
 - Sampling offset granularity $< T_{\text{chip}}/2$.
- **Choice of converter architecture**
 - Specification met with pipeline converter
 - see G. Chien, “High-Speed, Low-power, Low-Voltage, Pipelined A/D Converter,” MS thesis, UCB '96.
 - High f_T of $0.25\mu\text{m}$ CMOS makes sigma-delta ($\Sigma\Delta$) architecture feasible.

Motivation for $\Sigma\Delta$ Converter

- **Leverage off of increasing f_T of CMOS process.**
 - f_{NYQ} of high-resolution $\Sigma\Delta$'s > 2 MHz.
- **Decreased sensitivity to analog mismatch and other imperfections**
 - Calibration or digital correction not necessary.
- **Oversampling eases requirements of supporting analog filtering.**
- **Oversampling decreases area used by passives.**
- **$\Sigma\Delta$ is a “mostly digital” converter**
 - Robust, programmable digital channel-select filters
 - Opportunities for system/circuit co-design.


$\Sigma\Delta$ -assisted Timing Recovery



$T_{\text{chip}}/8$ sampling offset granularity with A/D running at Nyquist
Architectural modifications can reduce filter bank complexity with
an increase in stream-switching latency

Code-based Noise Shaping

- **Equivalence of FDMA and CDMA systems**
 - Both systems divide bandwidth into N subsets.
 - Only difference is basis of N -dimensional space.
- **$\Sigma\Delta$ modulators “shape” noise out of desired subset**
 - FDMA systems shape q -noise into other frequency band.
 - Can we extend this to CDMA?
- **First concept:**




- Analog PN-sequence.
- Achieves effective oversampling of $M \cdot N$.

High-Speed $\Sigma\Delta$ Architecture Considerations

- **High-speed $\Sigma\Delta$: low-oversampling (OSR).**
- **Low-OSR: high order, multi-bit $\Sigma\Delta$.**
- **High-order $\Sigma\Delta$: Single-loop vs. cascade**
 - Single-loop high-order modulators can be unstable
 - Cascade $\Sigma\Delta$'s more sensitive to analog non-idealities; interstage coupling amplifies noise.
- **Single-bit vs. multibit quantization**
 - Multi-bit converter reduces quantization noise
 - Multi-bit DAC in first stage must be highly linear.
 - Non-linearity of multi-bit DAC in later stages is shaped.

$\Sigma\Delta$ Architecture and Static Power Dissipation

- **Typical SC integrator:**



$$I \propto g_M$$

$$V_{SW} = \beta \cdot V_{DD}$$

$$DR = \frac{P_{SIG}}{P_{NOISE}} \propto \left(\frac{V_{SW}^2}{8} \right) \left(\frac{KT}{M \cdot C_S} \right)$$

$$C_S = A \cdot C_I$$

$$C_{GS} = g_M / \omega_T$$

$$C_L = \eta \cdot C_S$$


$$\omega_{U,REQ} = \chi \cdot M \cdot f_N$$

- **P_{STAT} without parasitics:**

$$P_{STAT} \propto \frac{8kT(DR)\chi \cdot f_N}{\beta^2 V_{DD}}$$


- **P_{STAT} with parasitics:**

$$P_{STAT} \propto \frac{8kT(DR)\chi \cdot f_N}{\beta^2 V_{DD}} \cdot \frac{(1 + \eta + A\eta)}{\left(1 - \frac{\omega_{U,REQ}(1 + A\eta)}{\omega_T} \right)}$$




2-1-1 Cascade Architecture


- **Architecture Choice:**
 - 2-1-1 cascade. OSR=8.
 - 1-bit quantization in all stages
 - **DR = 47 dB**
- **Coefficient Selection**
 - Small coefficients alleviate speed constraints.
 - Thermal noise not dominant.



Structural System Modeling, $\Sigma\Delta$ Modulator



- Quantization noise
- Thermal noise
- Finite DC gain
- Capacitor mismatch
- Comparator offset, hysteresis
- Transient response




$\Sigma\Delta$ and Downlink block-level simulation

- **Circuit blocks modelled in SIMULINK.**
- **$\Sigma\Delta$ simulated as part of entire downlink.**

Circuit reqt's for 47 dB DR

DC Gain	A_{vo}	>80
Capacitor mismatch	$\sigma_{\Delta C/C}$	$< 5\%$
Comparator offset	V_{os}	$< 120 \text{ mV}$
3dB frequency	f_{3dB}	$> 550 \text{ MHz}$
Phase margin	ϕ_m	$> 60 \text{ deg}$
Differential Slew Rate	SRN	$> 900 \text{ V}/\mu\text{s}$

SNR of complete downlink
(SIMULINK model)



Circuit Design

- **Integrators**

- Speed requirement dominant; low gain requirement.

- NMOS folded cascode topology:

$$A_{v0} = (g_m r_o)^2 \text{ is sufficient.}$$

NMOS input for maximum speed.

Folded cascode for swing. Sufficiently stable.

- Developed optimization routine to minimize power.

- **Switches**

- V_{GS} limited to 2.5V. Process not tolerant of standard bootstrap.

- “Constant V_{GS} bootstrap” loads signal path.

- CMOS switches utilized. Increased clock power.

- **Comparator**

- High input offset, hysteresis tolerable.

- Low-power dynamic comparator used

Simulation Results

- **Simulated DR: 47 dB**
 - Q-noise limited
- **25 Ms/s Nyquist rate**
- **Linear to “numerical noise”**
- **Power dissipation: 26 mW**
 - 11 mW analog circuitry
 - 15 mW digital circuitry
- **Chip back from fab Jan '00**

Simulation results of first integrator

DC Gain	A_{vo}	>600
3dB frequency	f_{3dB}	> 600 MHz
Phase margin	ϕ_m	> 65 deg
Differential Slew Rate		> 1000 V/ μ s
Sampling capacitance	C_{smp1}	100 fF
Power dissipation		< 3.2 mW