

CMOS INVERTER




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

The CMOS Inverter: A First Glance




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

CMOS Inverters




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

Switch Model of CMOS Transistor




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

CMOS Inverter: Steady State Response




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

CMOS Inverter: Transient Response



Digital Integrated Circuits

Inverter

© Prentice Hall 1995

CMOS Properties


- Full rail-to-rail swing
- Symmetrical VTC
- Propagation delay function of load capacitance and resistance of transistors
- No static power dissipation
- Direct path current during switching

Digital Integrated Circuits

Inverter

© Prentice Hall 1995

The MOS Transistor




Digital Integrated Circuits


Inverter

© Prentice Hall 1995


MOS Transistors - Types and Symbols




NMOS Enhancement



NMOS Depletion



PMOS Enhancement




**NMOS with
Bulk Contact**

Digital Integrated Circuits

Inverter

© Prentice Hall 1995

Threshold Voltage: Concept



Digital Integrated Circuits

Inverter

© Prentice Hall 1995

The Threshold Voltage

$$V_T = \phi_{ms} - 2\phi_F - \frac{Q_B}{C_{ox}} - \frac{Q_{SS}}{C_{ox}} - \frac{Q_I}{C_{ox}}$$

Workfunction Difference
Depletion Layer Charge
Implants

Surface Charge

$$V_T = V_{T0} + \gamma(\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|-2\phi_F|})$$

Body Effect Coefficient


with

$$V_{T0} = \phi_{ms} - 2\phi_F - \frac{Q_{B0}}{C_{ox}} - \frac{Q_{SS}}{C_{ox}} - \frac{Q_I}{C_{ox}}$$

and


$$\gamma = \frac{\sqrt{2q\epsilon_{si}N_A}}{C_{ox}}$$

The Body Effect



Current-Voltage Relations

A good ol' transistor




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

Transistor in Linear




MOS transistor and its bias conditions

Digital Integrated Circuits

Inverter

© Prentice Hall 1995

Transistor in Saturation



Digital Integrated Circuits

Inverter

© Prentice Hall 1995

Current-Voltage Relations Long-Channel Device

Linear Region: $V_{DS} \leq V_{GS} - V_T$

$$I_D = k'_n \frac{W}{L} \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

with

$$k'_n = \mu_n C_{ox} = \frac{\mu_n \epsilon_{ox}}{t_{ox}} \quad \text{Process Transconductance Parameter}$$

Saturation Mode: $V_{DS} \geq V_{GS} - V_T$

$$I_D = \frac{k'_n W}{2L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$


Channel Length Modulation

Digital Integrated Circuits

Inverter

© Prentice Hall 1995

A model for manual analysis



$$V_{DS} > V_{GS} - V_T$$

$$I_D = \frac{k'_n W}{2L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$


$$V_{DS} < V_{GS} - V_T$$

$$I_D = k'_n \frac{W}{L} \left((V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$


with

$$V_T = V_{T0} + \gamma \left(\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|-2\phi_F|} \right)$$

Current-Voltage Relations The Deep-Submicron Era



Velocity Saturation




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

Perspective




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

I_D versus V_{GS}



Long Channel


Short Channel

Digital Integrated Circuits

Inverter

© Prentice Hall 1995

A model for manual analysis



$$I_D = 0 \text{ for } V_{GT} \leq 0$$

$$I_D = k' \frac{W}{L} \left(V_{GT} V_{min} - \frac{V_{min}^2}{2} \right) (1 + \lambda V_{DS}) \text{ for } V_{GT} \geq 0$$

$$\text{with } V_{min} = \min(V_{GT}, V_{DS}, V_{DSAT}),$$

$$V_{GT} = V_{GS} - V_T,$$


$$\text{and } V_T = V_{T0} + \gamma (\sqrt{|-2\phi_F + V_{SB}|} - \sqrt{|-2\phi_F|})$$

Digital Integrated Circuits

Inverter

© Prentice Hall 1995

Simple Model versus SPICE




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

A PMOS Transistor



Digital Integrated Circuits

Inverter

© Prentice Hall 1995

Transistor Model for Manual Analysis

Table 3.2 Parameters for manual model of generic 0.25 μm CMOS process (minimum length device).


	V_m (V)	γ ($\text{V}^{-0.5}$)	V_{DSAT} (V)	K' (A/V^2)	λ (V^{-1})
NMOS	0.43	0.4	0.63	115×10^{-6}	0.06
PMOS	-0.4	-0.4	-1	-30×10^{-6}	-0.1

Digital Integrated Circuits

Inverter

© Prentice Hall 1995

The Transistor as a Switch




$$R_{sw} = \frac{1}{2} \left(\frac{V_{DD}}{I_{Dsat}(1 + \lambda V_{DD})} + \frac{V_{DD}/2}{I_{Dsat}(1 + \lambda V_{DD}/2)} \right) = \frac{3}{4} \frac{V_{DD}}{I_{Dsat}} \left(1 - \frac{5}{6} \lambda V_{DD} \right)$$

Digital Integrated Circuits

Inverter

© Prentice Hall 1995

The Transistor as a Switch



Digital Integrated Circuits

Inverter

© Prentice Hall 1995

The Transistor as a Switch

Table 3.3 Equivalent resistance R_{eq} ($W/L = 1$) of NMOS and PMOS transistors in 0.25 μm CMOS process (with $L = L_{min}$). For larger devices, divide R_{eq} by W/L .

V_{DD} (V)	1	1.5	2	2.5
NMOS (k Ω)	35	19	15	13
PMOS (k Ω)	115	55	38	31

Digital Integrated Circuits

Inverter

© Prentice Hall 1995

The Sub-Micron MOS Transistor


- Threshold Variations
- Subthreshold Conduction
- Parasitic Resistances
- Latch-up

Digital Integrated Circuits


Inverter

© Prentice Hall 1995

Threshold Variations



Threshold as a function of the length (for low V_{DS})




Drain-induced barrier lowering (for low L)

Digital Integrated Circuits

Inverter

© Prentice Hall 1995

Sub-Threshold Conduction



$$I_D = I_S e^{\frac{V_{GS}}{n \frac{kT}{q}}} \left(1 - e^{-\frac{V_{DS}}{kT/q}} \right)$$

The Slope Factor

$$S = n \left(\frac{kT}{q} \right) \ln(10)$$



Typical values for S:
60 .. 100 mV/decade

Digital Integrated Circuits

Inverter

© Prentice Hall 1995

Parasitic Resistances




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

Future Perspectives



25 nm MOS transistor (Folded Channel)

Digital Integrated Circuits

Inverter

© Prentice Hall 1995

Voltage Transfer Characteristic




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

PMOS Load Lines




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

CMOS Inverter Load Characteristics




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

CMOS Inverter VTC




Digital Integrated Circuits

Inverter

© Prentice Hall 1995

Simulated VTC



Digital Integrated Circuits

Inverter

© Prentice Hall 1995